Memory supporting multiple address protocols

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6119226
SERIAL NO

09076693

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

The present invention provides a new memory device for storage of boot code for microprocessors which boot to either the top or bottom of a memory map on power-up. The device includes a memory array, a first block, and decoders. The first block is defined as rows of the memory array designated for storage of data. The decoders decode a memory access requested for the data. The memory access request may be in either one of a top-down or bottom-up address protocol. In another embodiment, an integrated circuit memory includes: a memory array, a decoder, a control, and a logic gate. The decoders decode a memory access request to select a row of memory array. The control has an output for outputting either a bottom-up or a top-down address protocol signal. The logic gate outputs a logical 'Exclusive Or' of the control signal and a corresponding bit of the memory access request, whereby a memory request in a bottom-up address protocol is converted to a memory address in a top-down address protocol.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
MACRONIX INTERNATIONAL CO LTDHSINCHU

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Chang, Tso-Ming Pan-Chiao, TW 3 63
Chen, Han-Sung Keelung, TW 87 654
Shiau, Tzeng-Huei Hsin-Pu, TW 19 532
Shone, Fuchia Hsinchu, TW 26 1129
Wan, Ray Lin Fremont, CA 6 59

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation