Synchronous clock generator including a false lock detector
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Sep 12, 2000
Issued Date -
N/A
app pub date -
May 25, 1999
filing date -
Aug 29, 1997
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
A false lock detector for use in conjunction with a locked loop which produces a plurality of output signals in response to a clock signal is comprised of a logic circuit for receiving first and second signals produced by the locked loop. The logic circuit determines if a predetermined phase relationship exists between the first and second signals and produces an output signal indicative of that determination.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully