Self-aligned composite insulator with sub-half-micron multilevel high density electrical interconnections and process thereof
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Oct 17, 2000
Grant Date -
N/A
app pub date -
Oct 8, 1997
filing date -
Oct 8, 1997
priority date (Note) -
Expired
status (Latency Note)
Importance
Abstract
The present invention relates generally to a new sequence of methods and materials to improve the process yield and to enhance the reliability of multilevel interconnection with sub-half-micron geometry by making judicious use of composite insulators to prevent metal thinning over hard metal via plugs and by preventing process induced metal spike formation. The method takes advantage of the double damascene process. The metal spikes and the metal thinning resulting from over etch process is prevented in this method by using a pair of insulators which require different chemistries for etching.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully