Logic analysis subsystem in a time-sliced emulator
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Oct 31, 2000
Grant Date -
N/A
app pub date -
Mar 31, 1997
filing date -
Mar 31, 1997
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
A logic analysis subsystem in a time-sliced emulator. The logic analysis subsystem 'reconstructs' signals that were previously reduced by the compiler and allows the user to set breakpoints and triggers using these and other signals of the emulated circuit. The present invention includes a 'logic analysis subsystem compiler' and 'logic analysis subsystem hardware.' The logic analysis subsystem compiler is either a subpart of the regular emulator compiler or is a standalone compiler. It compiles the design to be emulated and generates control instructions for the logic analysis subsystem hardware. The logic analysis subsystem hardware is incorporated into the time-sliced emulator to receive signals generated by the emulator during emulation. When the logic analysis subsystem operates, the control instructions cause the logic analysis subsystem to reconstruct previously reduced signals received from the emulator. These signals (along with the signals received from the emulator) may be used by the user to set breakpoints and triggers in the logic analysis subsystem.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully