System and method for system level and circuit level modeling and design simulation using C++

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6152612
SERIAL NO

08871805

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A system and method for system and circuit level design modeling and simulation using the C++ programming language. Program interfaces in a behavior-less base class are provided to allow a circuit designer to model hardware blocks using user processes in C++. The present invention provides for the manipulation of software user processes that represent the behavior of circuit blocks. C++ is advantageous because it is a familiar language for many designers in the computer industry and therefore requires a smaller learning curve. The novel interface provides an efficient implementation of reactivity (waiting and watching) and concurrency (signals and processes) allowing designers to use C++ to model mixed hardware-software systems with a C++ compiler and a library of the present invention without the need of a complex event-driven run-time kernel, often required in other hardware description languages (HDLs). Hardware descriptions of the present invention are readily mapped in to synthesizable intermediate representations and synthesized into hardware implementations using commercially available tools. The novel program interfaces allow user processes, which communicate with signals, to be timed on defined clock edges of various clock objects. User processes respond to events (reactivity) using next( ), wait( ), wait.sub.-- until( ) and watching( ) functions. The present invention provides an efficient mechanism for context switching with reduces processing overhead by using lambdas (delay-evaluated expression objects). The present invention also provides an efficient implementation of representing a circuit's multi-valued logic signals in C++ and also provides an efficient implementation of instantiation of circuit blocks and elements using C++.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • SYNOPSYS, INC.

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Gupta, Rajesh Irvine, CA 46 973
Liao, Stan Sunnyvale, CA 1 102
Tjiang, Steve Palo Alto, CA 1 102

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation