Floating gate engineering to improve tunnel oxide reliability for flash memory devices

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6153470
SERIAL NO

09374059

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method of forming floating gate to improve tunnel oxide reliability for flash memory devices. A substrate having a source, drain, and channel regions is provided. A tunnel oxide layer is formed over the substrate. A floating gate is formed over the tunnel oxide and the channel region, the floating gate being multi-layered and having a second layer sandwiched between a first layer and a third layer. The first layer of the floating gate overlying the tunnel oxide layer includes an undoped or lightly doped material. The second layer is highly-doped. The third layer is in direct contact with a dielectric layer, e.g., an oxide-nitride-oxide stack, and is made of an undoped or lightly doped material. A dielectric material is formed over the floating gate and a control gate is formed over the dielectric material.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • CYPRESS SEMICONDUCTOR CORPORATION

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Chang, Kent K Cupertino, CA 5 77
He, Yue-Song San Jose, CA 69 1273
Huang, Jiahua San Jose, CA 13 67

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation