Layout designing method and layout designing apparatus

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6154873
SERIAL NO

09092090

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A hierarchical layout designing method for an LSI has the step of determining the layout positions and shapes of hard macro blocks and a soft macro block, the step of forming a wiring which connects the hard macro blocks to each other and a path which passes above the soft macro block, the step of evaluating the influence which a wiring passing above the soft macro block will influence on the internal wiring of the soft macro block, a determination step of determining the extending direction in which the cell rows are to extend in the soft macro block, the step of forming in the soft macro block the cell rows in which cells are to be placed, and the step of calculating a first cost 'COST x' in the case where the cell rows are formed extending in an x-axial direction and a second cost 'COST y' in the case where the cell rows are formed extending in any-axial direction. By the determination step, the first cost 'COST x' and the second cost 'COST y' are compared with each other, and a direction in which the lower one of the first and second costs is attained is determined as the extending direction of the cell rows.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • NEC ELECTRONICS CORPORATION

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Takahashi, Naoya Tokyo, JP 78 697

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation