Method of fabricating a dual damascene structure in an integrated circuit

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6156642
SERIAL NO

09274603

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A semiconductor fabrication method is provided for fabricating a dual damascene structure in a semiconductor device. By this method, a dielectric layer is first formed over a semiconductor substrate, and then a void structure including a via hole and a trench is formed in the dielectric layer. Next, a metallization structure is formed in the void structure in the dielectric layer, and after this, a special etching agent is used to treat the exposed surface of the metallization structure so as to make the exposed surface substantially rugged. Finally, a passivation layer is formed over the metallization structure, with the metallization structure serving as the intended dual damascene structure. The roughness of the exposed surface of the metallization structure can help buffer the stresses from the deposition of the passivation layer thereon and also help strengthen the adhesion between the passivation layer and the metallization structure, so that the passivation layer can be firmly secured to the metallization structure. As a result, the passivation layer cannot peel off the metallization structure, and thereby can more reliably help prevent the metallization structure from oxidizing and the atoms/ions in the metallization structure from diffusing into the subsequently formed dielectric layer above the metallization structure. The resultant IC device is therefore more reliable to use.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
UNITED MICROELECTRONICS CORPHSIN-CHU

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Lur, Water Taipei, TW 199 4799
Wu, Juan-Yuan Hsinchu, TW 67 861

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation