Manufacturing method for laminated chip electronic part
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Dec 26, 2000
Grant Date -
N/A
app pub date -
Dec 11, 1998
filing date -
Dec 16, 1997
priority date (Note) -
Expired
status (Latency Note)
Importance
Abstract
A method to manufacture a laminated chip capacitor by laminating and bonding elementary body sheets 14a, 14b which have via holes 17a, 17b and internal electrodes 11a, 11b, and are made of an insulating material, external electrode sheets 15a, 15b which are made of an insulating material, and a dummy sheet 16 which has via hole 17a and is made of an insulating material, treating the sheets to eliminate a binder, and calcining the sheets. This method allows the external electrode sheets 15a, 15b to form external terminal electrodes by themselves, thereby permitting the external terminal electrodes to be formed extremely easily only on two end surfaces of an elementary body opposed to each other.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully