Clock synchronization

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6172964
SERIAL NO

08775297

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A network interface for an asynchronous cell switched communication network includes a data input, a memory for buffering data received at the data input, and a clock signal generator for providing a clock signal having a frequency which is controlled in accordance with a fill level of the buffer memory. The clock signal is used to control a rate of transfer of data from the buffer memory. Data received at the network interface device is consumed by a buffer, typically a FIFO device. When the buffer fill level exceeds a predetermined level, the clock signal frequency is increased and conversely, when the buffer fill level drops below the predetermined level, the clock signal frequency is decreased.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
MADGE NETWORKS LIMITEDCHALFONT ST GILES 100 LODGE LANE BUCKINGHAMSHIRE HP8 4AH

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Whitton, Robert Allan Luewknor, GB 2 41

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation