Semiconductor integrated circuit with low-power bus structure and system for composing low-power bus structure
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Jan 16, 2001
Grant Date -
N/A
app pub date -
Aug 28, 1998
filing date -
Aug 28, 1997
priority date (Note) -
Expired
status (Latency Note)
Importance
Abstract
A bus (9) is structured to reduce Dower consumption. The bus (9) is used to transfer data among functional blocks (1, 3, 5, 7) formed on an LSI chip. The bus is divided into subsections (9a, 9b, 9c). A pair of the functional blocks (1, 7) whose frequency of mutual data transfer is high is connected to the same subsection (9b). Connectors (29, 31) are inserted between the subsections so that the subsections may optionally electrically be connected to and disconnected from each other. When data is transferred between the functional blocks whose frequency of mutual data transfer is high, the subsection to which the functional blocks in question are connected is electrically disconnected by the connectors from the other subsections.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully