Method of forming power semiconductor devices having overlapping floating field plates for improving breakdown voltage capability

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6190948
SERIAL NO

08989870

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Power semiconductor devices having overlapping floating field plates include a primary field plate and a plurality of floating field plates which are formed on an electrically insulating region and capacitively coupled together in series between an active region of a power semiconductor device and a floating field ring. Preferably, the capacitive coupling is achieved by overlapping at least portions of the floating field plates. According to one embodiment, a power semiconductor device comprises a semiconductor substrate having a first region of first conductivity type therein extending to a face thereof and a second region of second conductivity type in the first region of first conductivity type and forming a P-N junction therewith. To improve the breakdown characteristics of the P-N junction, an electrically insulating region is provided on the face and a primary field plate is formed on an upper surface of the electrically insulating region and in contact with the second region of second conductivity type. In addition, a first dielectric region (e.g., SiO.sub.2) is provided on an upper surface of the electrically insulating region and on an upper surface of the primary field plate. A first floating field plate is formed on an upper surface of the electrically insulating region and on an upper surface of the first dielectric region extending opposite and overlapping the primary field plate. A second dielectric region is provided on the upper surface of the electrically insulating region and on an upper surface of the first floating field plate. A second floating field plate is also provided on the upper surface of the electrically insulating region and on an upper surface of the second dielectric region extending opposite and overlapping the first floating field plate.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
FAIRCHILD KOREA SEMICONDUCTOR LTD82-3 DODANG-DONG WONMI-KU PUCHON KYUNGKI-DO

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Seok, Kyung-Wook Seoul, KR 3 71

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation