Method for fabricating of super self-aligned bipolar transistor

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6190984
SERIAL NO

09229831

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

The invention relates to a method for manufacturing a super self-aligned heterojunction bipolar transistor which is capable of miniaturizing an element, simplifying the process step thereof by employing a selective collector epitaxial growth process without using a trench for isolating between elements. According to the invention, isolation between elements is derived by using a mask defining an emitter region and a second spacer. The base layer has multi-layer structure being made of a Si, an undoped SiGe, a SiGe doped a p-type impurity in-situ and Si. Also, the selective epitaxial growth for a base is not required. Thus, it can be less prone to a flow of leakage current or an emitter-base-collector short effect.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • ELECTRONICS AND TELECOMMUNICATIONS RESEARCH INSTITUTE;KOREA TELECOMMUNICATION AUTHORITY

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Cho, Deok-Ho Daejeon, KR 17 238
Han, Tae-Hyeon Daejeon, KR 16 238
Lee, Soo-Min Daejeon, KR 21 243
Pyun, Kwang-Eui Daejeon, KR 12 150
Ryum, Byung-Ryul Daejeon, KR 14 233

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation