Method of forming ultra-thin oxides with low temperature oxidation

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6197647
SERIAL NO

09198195

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A semiconductor process in which a low temperature oxidation of a semiconductor substrate upper surface followed by an in situ deposition of polysilicon are used to create a thin oxide MOS structure. Preliminarily, the upper surface of a semiconductor substrate is cleaned, preferably with a standard RCA clean procedure. A gate dielectric layer is then formed on the upper surface of the substrate. A first polysilicon layer is then in situ deposited on the gate dielectric layer. An upper portion of the first polysilicon layer is then oxidized and the oxidized portion is thereafter removed from the upper surface of the first polysilicon layer. A second polysilicon layer is subsequently deposited upon the first polysilicon layer. Preferably, the formation of the gate dielectric on the semiconductor substrate upper surface comprises annealing the semiconductor substrate in an ambient comprising an inert species and O.sub.2. The ambient temperature of the first oxidation chamber is preferably maintained at a temperature less than approximately 300.degree. C. during the formation of the gate dielectric. The first polysilicon layer, in the preferred embodiment, is deposited in situ such that the semiconductor substrate remains within the first oxidation chamber during the deposition of the first polysilicon layer. The oxidation of an upper portion of the first polysilicon layer is preferably accomplished in a nitrogen bearing ambient so that nitrogen is introduced into the first polysilicon layer to inhibit the penetration of mobile impurities across the gate dielectric into the channel region of the transistor and enhance the device properties.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • GLOBALFOUNDRIES INC.

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Gardner, Mark I Cedar Creek, TX 658 10750
Gilmer, Mark C Austin, TX 82 1276

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation