Semiconductor chip package with fan-in leads

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6211572
SERIAL NO

08739303

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A compliant semiconductor chip package with fan-in leads and a method for manufacturing the same. The package, or 'assembly', contains a multiplicity of bond ribbons connected between the contacts of a semiconductor chip and corresponding terminals on a top surface of a compliant layer. The compliant layer provides stress relief to the bond ribbons encountered during handling or affixing the assembly to an external substrate. The chip package also contains a dielectric layer adjacent to at least one end of the bond ribbons. The dielectric layer relieves mechanical stresses associated with the thermal mismatch of assembly and substrate materials during thermal cycling. The assembly can be manufactured without the need for any bond wiring tools since the bond ribbons are patterned and formed during a standard photolithographic stage within the manufacturing process. The manufacturing process is also amenable to simultaneous assembly of a multiplicity of undiced chips on a wafer or simultaneous assembly of diced chips in a processing boat.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
TESSERA INC A CORPORATION OF DELAWARE3099 ORCHARD DRIVE SAN JOSE CA 95134

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Fjelstad, Joseph Sunnyvale, CA 130 7144
Karavakis, Konstantine Pleasanton, CA 73 2085

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation