Device for compensating process and operating parameter variations in CMOS integrated circuits

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6218886
SERIAL NO

09452643

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A device (DC) is provided for compensating process and operating parameters variations in a CMOS integrated circuit. The device comprises means (CP, CT) for generating a first and a second compensation signals which depend on quality indexes of the fabrication process of the P and N transistors of the integrated circuit and on the operating temperature, and which are capable of compensating deviations of the controlled quantity from the desired value, due to the deviation of the quality indexes and temperature, respectively, from a typical value which would originate the desired value for the output parameter. The compensating device also can be implemented in the form of CMOS integrated circuit, preferably jointly with the device (OS) to be subjected to compensation (FIG. 1).

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • CSELT - CENTRO STUDI E LABORATORI TELECOMUNICAZIONI S.P.A.

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Balistreri, Emanuele Battipaglia, IT 5 61
Burzio, Marco Grugliasco, IT 10 100

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation