Series connected multi-stage linear FET amplifier circuit

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6225866
SERIAL NO

09594439

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A sampling circuit is arranged so that source voltages V.sub.DD and V.sub.EE, which are to be applied to two inverters at the latter stages in a signal path on the p-channel transistor side, are shifted to the positive side with respect to source voltages V.sub.CC and V.sub.SS that are applied to the other inverters. With such a power supply construction, video signals on the low-potential side in a video signal line are picked up by the n-channel transistor and video signals on the high-potential side are picked up by the p-channel transistor, and the resulting signals are supplied to a data signal line. This arrangement makes it possible to reduce the gate input voltage upon conduction of the sampling switch. Moreover, by shifting the levels of the source voltages as described above, it becomes possible to ensure writing and holding operations even in the case of having signals with a small amplitude. Therefore, even in the case when devices having low withstand voltage are used, no damage is caused on the circuit characteristics.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
SHARP KABUSHIKI KAISHA1 TAKUMI-CHO SAKAI-KU SAKAI CITY OSAKA 5908522 ?5908522

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Kubota, Yasushi Sakurai, JP 118 2701
Shiraki, Ichiro Tenri, JP 36 952

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation