Overlay process for fabricating a semiconductor device

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6228705
SERIAL NO

09243221

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A process for fabricating a semiconductor device. In an exemplary embodiment, the process includes the following steps. The process initially defines a first registration mark associated with a first mask level of the semiconductor device and a second registration mark associated with a second mask level of the semiconductor device. The process then defines a third registration mark associated with a third mask level of the semiconductor device based on the first and second registration marks. Finally, the process aligns the third mask level along a first axis with respect to the first registration mark, and aligns the third mask level along a second axis with respect to the second registration mark. According to various aspects of the invention, the semiconductor fabrication process is used to fabricate DRAM trench cells, or any other type of semiconductor device whose fabrication requires tight overlay alignment between the various levels of the device.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
INTERNATIONAL BUSINESS MACHINES CORPORATIONNEW ORCHARD ROAD ARMONK NY 10504

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Furukawa, Toshiharu Essex Junction, VT 317 7254
Hakey, Mark C Milton, VT 172 4345
Holmes, Steven J Milton, VT 316 5799
Horak, David Essex Junction, VT 9 113
Ma, William H Fishkill, NY 38 790

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation