Method and apparatus for pre-validating regions in a virtual addressing scheme

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6230248
SERIAL NO

09170140

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method and apparatus pre-validate regions in a virtual addressing scheme by storing both the virtual region number (VRN) bits and region identifiers (RIDs) in translation lookaside buffer (TLB) entries. By storing both the VRN bits and RIDs in TLB entries, the region registers can be bypassed when performing most TLB accesses, thereby removing region registers the critical path of the TLB look-up process and enhancing system performance. A TLB in accordance with the present invention includes entries having a valid field, a region pre-validation valid (rpV) field, a virtual region number (VRN) field, a virtual page number (VPN) field, a region identifier (RID) field, a protection and access attributes field, and a physical page number (PPN) field. In addition, a set of region registers contains the RIDs that are active at any given time. When a virtual-to-physical entry is established for a page in a region having an RID stored in a region register, the RID and VRN are stored in the appropriate fields of the TLB entry. In addition, the valid field is set and the rpV field is set to indicate that the TLB entry contains an active VRN-to-RID mapping, thereby pre-validating the region. When a physical address is translated into a virtual address, a VRN and a VPN are extracted from the virtual address and provided to the TLB. The TLB is searched to find an entry having a set valid field, a set rpV field, and VRN and VPN fields containing entries matching the VRN and VPN extracted from the virtual address. If such an entry is found, the protection and access attributes field is used to determine whether the requested access is allowed. If the requested access is allowed, the PPN from the PPN field of the TLB entry is combined with an offset from the virtual address to produce a physical address that is used to complete the memory access.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
INSTITUTE FOR THE DEVELOPMENT OF EMERGING ARCHITECTURES L L C19447 PRUNERIDGE AVE C/O HEWLETT-PACKARD COMPANY CUPERTINO CA 95014

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Bryg, William R Saratoga, CA 38 1713
Burger, Stephen G Santa Clara, CA 15 536
Gupta, Rajiv Los Altos, CA 137 4840
Hammon, Gary N Campbell, CA 1 7
Hays, James O San Jose, CA 9 307
Ross, Jonathan K Sunnyvale, CA 28 1072
Yamada, Koichi San Jose, CA 162 2842

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation