Memory outputting both data and timing signal with output data and timing signal being aligned with each other

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6247073
SERIAL NO

09400999

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A memory 1 performs its internal operation in response to access requests (200, 201 and 202) of a CPU 2 in synchronism with the oscillated output of a self-excited oscillator 102 incorporated therein and according to said access requests, and outputs a response request 103 for said access requests to said CPU in synchronism with its internal operation. The CPU performs the access requests for the memory, and fetches data from the outside or outputs the data to the outside in response to and in synchronism with the response request 103 from the accessed memory and according to the kinds of said access requests.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • RENESAS ELECTRONICS CORPORATION

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Takeda, Hiroshi Higashiyamato, JP 155 1368

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation