Method of manufacturing gate insulated field effect transistors

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6261877
SERIAL NO

08677331

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method of manufacturing thin film field effect transistors is described. The channel region of the transistors is formed by depositing an amorphous semiconductor film in a first sputtering apparatus followed by thermal treatment for converting the amorphous phase to a polycrystalline phase. The gate insulating film is formed by depositing an oxide film in a second sputtering apparatus connected to the first apparatus through a gate valve. The sputtering for the deposition of the amorphous semiconductor film is carried out in an atmosphere comprising hydrogen in order to introduce hydrogen into the amorphous semiconductor film. On the other hand the gate insulating oxide film is deposited by sputtering in an atmosphere comprising oxygen.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
SEMICONDUCTOR ENERGY LABORATORY CO LTDJAPAN'S KANAGAWA PREFECTURE ATSUGI CITY ATSUGI-SHI KANAGAWA

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Fukada, Takeshi Ebina, JP 70 3055
Inushima, Takashi Atsugi, JP 40 1022
Yamazaki, Shunpei Tokyo, JP 7534 239327
Zhang, Hongyong Yamato, JP 462 30622

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation