Method of fabricating, programming, and erasing a dual pocket two sided program/erase non-volatile memory cell

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6282123
SERIAL NO

09217646

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A non-volatile memory cell is formed in a semiconductor substrate and includes a control gate and a floating gate formed over said semiconductor substrate. A first active region and a second active region formed in said substrate. A first implant region formed in said substrate, said first implant region contiguous to said first active region and a second implant region formed in said substrate, said second implant region contiguous to said second active region. A channel region separates said first implant region and said second implant region. In a further aspect, a method of programming and erasing a non-volatile memory cell is disclosed. Programming of said cell is accomplished by injecting hot carriers into a floating gate through a first area of an oxide layer by capacitively coupling said floating gate to a substrate. Erasing said cell is accomplished by injecting oppositely charged hot carriers into said floating gate through a second area of said oxide layer.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • LATTICE SEMICONDUCTOR CORPORATION;VANTIS CORPORATION

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Mehta, Sunil D San Jose, CA 67 1308

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation