Double polysilicon process for providing single chip high performance logic and compact embedded memory structure

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6287913
SERIAL NO

09427506

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A process for fabrication of both compact memory and high performance logic on the same semiconductor chip. The process comprises forming a memory device in the memory region, forming a spacer nitride layer and a protective layer over both the memory region and the logic region, removing the protective layer over the logic region to expose the substrate, and forming the logic device in the logic region. Cobalt or titanium metal is applied over all horizontal surfaces in the logic region and annealed, forming a salicide where the metal rests over silicon or polysilicon regions, and any unreacted metal is removed. An uppermost nitride layer is then applied over both the memory and logic regions and is then covered with a filler in the logic region. Chip structures resulting from various embodiments of the process are also disclosed.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • GLOBALFOUNDRIES INC.

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Agnello, Paul D Wappingers Falls, NY 32 742
Chen, Bomy A Stormville, NY 23 353
Crowder, Scott W Ossining, NY 18 309
Divakaruni, Ramachandra Middletown, NY 277 5672
Iyer, Subramanian S Mount Kisco, NY 110 3221
Sinitsky, Dennis Hsin-chu, TW 22 246

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation