Low cost method of testing a cavity-up BGA substrate

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6291268
SERIAL NO

09755568

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A new method is provided for the testing of complex, high density flip chip packages. A temporary electrical short is provided by a layer of metal for all the interconnect metal lines of the package, vias are created in a surface of the package for the connection of the flip chips to the package. These vias are plated using either copper or copper followed by nickel and gold. The process of plating requires uninterrupted electrical paths between the vias that are being plated and the layer of metal that provides a temporary electrical short. Where this uninterrupted electrical paths is not present, due to problems of poor via creation or problems of opens in the interconnect lines of the package, the vias will be improperly plated and can as a result be readily identified. The metal layer that has provided the common short between all interconnect lines of the package is now patterned and probed for problems of shorts or opens.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
THIN FILM MODULE INC8 KUANG FU ROAD NORTH HSIN-CHU R O C

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Ho, Chung W Hsinchu, TW 43 968

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation