Method for enhanced filling of high aspect ratio dual damascene structures

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6297156
SERIAL NO

09314657

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

An integrated circuit alloy is described which reduces the alloy melting temperature for improved coverage of high aspect ratio features with a reduced deposition pressure. The alloy is used to fabricate metal contacts and interconnects in integrated circuits, such as memory devices. The contacts and interconnects can be high aspect ratio features formed using a dual damascene process. An aluminum interconnect alloy is described for use in an integrated circuit which includes Al, Cu, Si. Ge and Mg can also be provided in the alloy. The composition of Si+Ge+Mg provides a melting temperature of the aluminum interconnect alloy which is between 500 and 550.degree. C.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
MICRON TECHNOLOGY INC8000 SOUTH FEDERAL WAY BOISE ID 83716-9632

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Farrar, Paul A So. Burlington, VT 236 4342
Givens, John H Meridian, ID 54 832

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation