Double cycle lock approach in delay lock loop circuit

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6323705
SERIAL NO

09559020

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A double data rate (DDR) synchronous dynamic RAM (SDRAM) includes delay lock loop circuitry which is designed so as to significantly reduce the locking period associated with achieving the lock state of the delay lock loop. The delay lock loop circuit includes a first adjustable delay unit circuit for delaying the external clock so as to provide the DDR operation and includes a feedback loop having a shift register controlled by a phase detector which is used to set an optimum delay value. The delay value is then used to control the first delay unit circuit and determine the amount of delay time it provides. The delay lock loop further includes a second delay unit circuit which is initially enabled by the rising edge of the first clock cycle of an internal feedback clock signal and then is disabled by the rising edge of the second clock cycle of the external clock signal such that a digital value in close range to the optimum lock state delay value is established on the output of the second delay unit circuit by the second cycle of the external clock signal. This digital value is used to pre-set the shift register which, in turn, is used to control the first delay unit. As a result, the period of time required to achieve a lock state within the delay lock loop circuit and stand-by current consumption due to the DLL circuit are significantly reduced.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddressTotal Patents
WINBOND ELECTRONICS CORP.HSINCHU919

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Lai, Steven Milpitas, CA 6 118
Shieh, Je-Hurn Cupertino, CA 4 126

Cited Art Landscape

Patent Info (Count) # Cites Year
 
TOSHIBA MEMORY CORPORATION (1)
* 6198690 Clock control circuit with an input stop circuit 13 2000
 
SOCIONEXT INC. (1)
* 6049239 Variable delay circuit and semiconductor integrated circuit device 38 1997
 
Silicon Magic Corporation (1)
* 6069507 Circuit and method for reducing delay line length in delay-locked loops 52 1998
 
MICRON TECHNOLOGY, INC. (1)
* 6069506 Method and apparatus for improving the performance of digital delay locked loop circuits 117 1998
* Cited By Examiner

Patent Citation Ranking

Forward Cite Landscape

Patent Info (Count) # Cites Year
 
U.S. BANK NATIONAL ASSOCIATION (1)
* 2003/0081,473 System and method for skew compensating a clock signal and for capturing a digital signal using the skew compensated clock signal 3 2002
 
HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P. (2)
* 7017068 Adaptive clock skew in a variably loaded memory bus 7 2005
* 2005/0182,988 Adaptive clock skew in a variably loaded memory bus 1 2005
 
COMMSCOPE TECHNOLOGIES LLC (2)
7881413 Digital PLL with conditional holdover 7 2002
6664827 Direct digital synthesizer phase locked loop 17 2002
 
MICRON TECHNOLOGY, INC. (31)
* 6895522 Method and apparatus for compensating duty cycle distortion in a data output signal from a memory device by delaying and distorting a reference clock 22 2001
* 2002/0133,731 Duty cycle distortion compensation for the data output of a memory device 0 2001
6618283 System and method for skew compensating a clock signal and for capturing a digital signal using the skew compensated clock signal 26 2001
6930524 Dual-phase delay-locked loop circuit and method 11 2001
* 6906566 Dual-phase delay-locked loop circuit and method 14 2002
6812753 System and method for skew compensating a clock signal and for capturing a digital signal using the skew compensated clock signal 20 2002
6759882 System and method for skew compensating a clock signal and for capturing a digital signal using the skew compensated clock signal 8 2002
6924686 Synchronous mirror delay (SMD) circuit and method including a counter and reduced size bi-directional delay line 8 2003
6937076 Clock synchronizing apparatus and method using frequency dependent variable delay 30 2003
* 2004/0251,936 Clock synchronizing apparatus and method using frequency dependent variable delay 12 2003
* 7795934 Switched capacitor for a tunable delay circuit 0 2003
6812799 Synchronous mirror delay (SMD) circuit and method including a ring oscillator for timing coarse and fine delay intervals 20 2004
* 7230495 Phase-locked loop circuits with reduced lock time 6 2004
* 2005/0242,888 Phase-locked loop circuits with reduced lock time 0 2004
7078950 Delay-locked loop with feedback compensation 22 2004
7057429 Method and apparatus for digital phase generation at high frequencies 5 2004
* 2006/0017,479 METHOD AND APPARATUS FOR DIGITAL PHASE GENERATION AT HIGH FREQUENCIES 1 2004
7028208 Duty cycle distortion compensation for the data output of a memory device 6 2004
7304516 Method and apparatus for digital phase generation for high frequency clock applications 3 2005
* 2007/0046,355 Method and apparatus for digital phase generation for high frequency clock applications 0 2005
7206956 Duty cycle distortion compensation for the data output of a memory device 14 2006
7274228 Method and apparatus for digital phase generation at high frequencies 8 2006
7277357 Method and apparatus for reducing oscillation in synchronous circuits 14 2006
7808289 Method and apparatus for digital phase generation for high frequency clock applications 0 2007
7596052 Method and apparatus for reducing oscillation in synchronous circuits 4 2007
* 2008/0042,707 METHOD AND APPARATUS FOR DIGITAL PHASE GENERATION FOR HIGH FREQUENCY CLOCK APPLICATIONS 1 2007
7557628 Method and apparatus for digital phase generation at high frequencies 1 2007
7965580 Method and apparatus for reducing oscillation in synchronous circuits 0 2009
* 2010/0014,377 METHOD AND APPARATUS FOR REDUCING OSCILLATION IN SYNCHRONOUS CIRCUITS 2 2009
8134886 Method and apparatus for reducing oscillation in synchronous circuits 1 2011
8462579 Method and apparatus for reducing oscillation in synchronous circuits 0 2012
 
BIGBAND NETWORKS BAS, INC. (2)
* 2003/0053,558 Digital down converter 10 2001
* 2003/0039,319 Monitoring upstream frequency band 14 2001
 
SAMSUNG ELECTRONICS CO., LTD. (3)
7016259 Apparatus for calibrating the relative phase of two reception signals of a memory chip 10 2004
7482848 Internal clock generation circuits with improved locking speed and corresponding methods 2 2005
9741443 Memory controller and system including the same 0 2015
 
NXP USA, INC. (1)
* 7181638 Method and apparatus for skewing data with respect to command on a DDR interface 3 2002
 
NORTH STAR INNOVATIONS INC. (2)
* 7111184 System and method for deterministic communication across clock domains 5 2002
* 2004/0049,708 Deterministic communication in a clocked system and method therefor 0 2002
 
ADC TELECOMMUNICATIONS ISRAEL LTD. (1)
* 2003/0185,331 Synchronization module and method 4 2002
 
ROUND ROCK RESEARCH, LLC (13)
* 7028207 Measure controlled delay with duty cycle control 3 2002
* 2004/0039,955 Measure controlled delay with duty cycle control 1 2002
7218158 Self-timed fine tuning control 7 2004
* 2006/0044,033 Self-timed fine tuning control 2 2004
* 7916821 Method and apparatus for output data synchronization with system clock in DDR 3 2005
* 2006/0029,173 Method and apparatus for output data synchronization with system clock in DDR 0 2005
7398412 Measure controlled delay with duty cycle control 0 2005
* 2006/0069,940 Measure controlled delay with duty cycle control 2 2005
7489169 Self-timed fine tuning control 1 2006
7750698 Self-timed fine tuning control 3 2007
* 2007/0252,627 Self-timed fine tuning control 2 2007
8314641 Self-timed fine tuning control 1 2010
* 2010/0244,916 SELF-TIMED FINE TUNING CONTROL 8 2010
 
ARRIS ENTERPRISES LLC (2)
* 6873195 Compensating for differences between clock signals 2 2001
* 2003/0038,660 Compensating for differences between clock signals 0 2001
 
WSOU INVESTMENTS, LLC (2)
* 7424636 Method and apparatus for controlling a clock signal of a line card circuit 3 2000
8201015 Control card circuit and method for selecting a synchronization source among a plurality of line card circuits 3 2008
 
AUTOLIV ASP, INC. (1)
* 6580304 Apparatus and method for introducing signal delay 35 2002
 
RENESAS ELECTRONICS CORPORATION (9)
* 6791385 Clock controlling method and circuit 1 2001
* 6677791 Clock generation circuit, control method of clock generation circuit, clock reproducing circuit, semiconductor memory device, and dynamic random access memory 35 2002
* 6621317 Clock controlling method and circuit 20 2002
* 6888387 Clock controlling method and circuit 3 2003
* 6791386 Clock controlling method and circuit with a multi-phase multiplication clock generating circuit 1 2003
7034592 Clock controlling method and circuit 3 2004
* 6965259 Clock controlling method and circuit 2 2004
6900680 Clock controlling method and circuit 0 2004
* 6847243 Clock controlling method and circuit 0 2004
 
HYNIX SEMICONDUCTOR INC. (2)
7081784 Data output circuit of memory device 20 2004
* 2006/0103,444 DATA OUTPUT CIRCUIT OF MEMORY DEVICE 0 2004
 
ATMEL CORPORATION (2)
6927612 Current starved DAC-controlled delay locked loop 3 2004
* 2005/0077,937 Current starved DAC-controlled delay locked loop 1 2004
* Cited By Examiner