Method and apparatus for gate-level simulation of synthesized register transfer level design with source-level debugging
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Jan 1, 2002
Grant Date -
Aug 2, 2001
app pub date -
Jul 24, 1998
filing date -
Jul 24, 1998
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
Register transfer level (RTL) source code is synthesized to generate a gate-level representation and to generate instrumentation logic corresponding to one or more statements in the RTL source code. The instrumentation logic comprises logic circuitry in addition to that of the gate-level representation. The instrumentation logic indicates an execution status for the corresponding RTL statement(s) during gate-level simulation.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully