Method for manufacturing chip-scale package and manufacturing IC chip

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6338980
SERIAL NO

09630682

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

In manufacturing a chip-scale package, a plurality of pads is formed in predetermined positions on an active face of an IC wafer, and projected electrodes are formed on the pads. Then, a groove is formed on the active face of the IC wafer along a line that the IC wafer is divided into individual pieces, and a protective resin is applied on the active face of the IC wafer including the groove. Thereafter, an adhesive member is applied on the active face on which the protective resin is applied, and an inactive face of the IC wafer which is fixed by the adhesive member is ground until the protective resin in the groove appears at the inactive face of the IC wafer. Then, the adhesive member applied to the active face is removed, and an adhesive member is applied to a ground face of the IC wafer, which has been ground in the grinding step. The protective resin is diced along the line into chip-scale packages in a state where the IC wafer is fixed by the adhesive member, and after that, the adhesive member applied to the ground face is removed.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
CITIZEN WATCH CO LTDJAPAN TOKYO TOZAI TOKYO CITY TANASHI TOWN SIX CHOME 1 NO 12 TOKYO TOKYO METROPOLIS

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Satoh, Tetsuo Tanashi, JP 24 354

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation