Memory system for permitting simultaneous processor access to a cache line and sub-cache line sectors fill and writeback to a system memory
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Jan 15, 2002
Grant Date -
N/A
app pub date -
Jan 7, 2000
filing date -
Jan 7, 2000
priority date (Note) -
Expired
status (Latency Note)
Importance
Abstract
In a cache memory system, a mechanism enabling two logical cache lines to coexist within the same physical cache line, during line fill and replacement, thus minimizing the likelihood of stalling accesses to the cache while the line is being filled or replaced. A control mechanism governs access to the cache line and tracks which sub-cache line units contain old or new data, or are empty during the fill/replacement procedure. The control mechanism thus maintains a sub-cache line state for the purpose of permitting a processor to gain access to a portion of the cache line before it is completely filled or replaced.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully