Arrangements of interface logic, memory core, data shift and pad blocks for integrated circuit memory devices

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6362995
SERIAL NO

09614987

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Rambus Dynamic Random Access Memory (DRAM) devices may have their functional blocks arranged effectively in an integrated circuit substrate. A first memory core block an interface logic block, a pad block, an input/output and internal clock signal generation block, a data shift block and a second memory core block are sequentially arranged in one axial direction of the substrate. Accordingly, the lengths of data lines for transmitting data between a data input/output unit of the input/output and internal clock signal generation block and the data shift block may be reduced so that loads on the data lines may be reduced, thereby allowing data transmission speed to be maintained and/or power consumption to be reduced. Moreover, the data lines need not be wired between pads in the pad block, which can prevent the width of the substrate from increasing. The distance between the first memory core block and the pad block may be equal to the distance between the pad block and the second memory core block so that devices can be accurately packaged on a module board.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
SAMSUNG ELECTRONICS CO LTDGYEONGGI DO KOREA SUWON SUWON GYEONGGI-DO

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Hwang, Hong-sun Kyungki-do, KR 43 1092
Moon, Byung-mo Seoul, KR 1 22

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation