Passivation for tight metal geometry

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6365521
SERIAL NO

09001265

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method of passivating an integrated circuit comprising providing an integrated circuit having a top side including a bond pad, depositing a first dielectric over said top side of said integrated circuit, exposing a first area portion of a top side of said bond pad, depositing a second dielectric of one of a material that is substantially impermeable to moisture over said top side of said integrated circuit, and exposing a second area portion of said top side of said bond pad, said second area portion within said first area portion is disclosed.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
INTEL CORPORATION2200 MISSION COLLEGE BOULEVARD SANTA CLARA CA 95054

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Moinpour, Mansour Cupertino, CA 31 260
Schatz, Ken Palo Alto, CA 3 14
Shih, Yang-Chin Fremont, CA 1 5
Shubert, Jan V Sunnyvale, CA 1 5
Wada, Glen Fremont, CA 9 564

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation