Method of manufacturing a semiconductor device

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6387821
APP PUB NO 20020034874A1
SERIAL NO

09409143

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

In a method of manufacturing a semiconductor device having a multi-layer interconnection, after a via hole has been formed, the inside of the via hole is cleaned using a cleaning solution containing a complexing agent capable of forming a complex with contaminants of copper type metals.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
RENESAS ELECTRONICS CORPORATION2-24 TOYOSU 3-CHOME KOTO-KU TOKYO 135-0061

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Aoki, Hidemitsu Tokyo, JP 79 1177

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation