Configurable memory for programmable logic circuits
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
May 14, 2002
Grant Date -
N/A
app pub date -
Dec 30, 1999
filing date -
Dec 30, 1999
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
An apparatus comprising a memory device and a programmable logic device. The memory device may be configured to (i) connect to a first bus and a second bus and (ii) operate in one or more modes in response to one or more control signals. The programmable logic device may be configured to generate the control signals.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully