Reconfigurable logic for table lookup
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
May 14, 2002
Grant Date -
N/A
app pub date -
Jan 26, 1999
filing date -
Jan 26, 1998
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
An integrated circuit which contains a processor, and configurable logic with configuration memory such that the configurable logic can emulate a large memory array when the contents of the array are very sparse. This structure allows for fast access and a continuous updating capability while remaining internal to the chip. A methodology for recompressing the contents of the configurable logic while updating the configurable logic is also described.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully