Method for forming dual gate oxide

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6399448
SERIAL NO

09443426

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method for forming a multiple thickness gate oxide layer by implanting nitrogen ions in a first area of a semiconductor substrate while a second area of the semiconductor substrate is masked; implanting argon ions into the second area of the semiconductor substrate while the first area of the semiconductor substrate is masked; and thermally growing a gate oxide layer wherein, the oxide growth is retarded in the first area and enhanced in the second area. A threshold voltage implant and/or an anti-punchthrough implant can optionally be implanted into the semiconductor substrate prior to the nitrigen implant using the same implant mask as the nitrogen implant for a low voltage gate, and prior to the argon implant using the same implant mask as the argonm implant for a high voltage gate, further reducing processing steps.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • CHARTERED SEMICONDUCTOR MANUFACTURING LTD.

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Mukhopadhyay, Madhusudan Singapore, SG 6 111
Pradeep, Yelehanka Ramachandramurthy Singapore, SG 61 1371
Subrahmanyam, Chivukula Singapore, SG 8 161

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation