Method for estimating and displaying wiring congestion
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Jun 11, 2002
Grant Date -
N/A
app pub date -
Oct 8, 1999
filing date -
Oct 8, 1999
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
Routing density estimates within a given integrated circuit are calculated from a proposed floor plan and block interconnect data. The chip is first divided into a number of grid areas, then the routing density is estimated for each grid area. This estimate is calculated by estimating grid areas that signals most likely will cross and summing probabilities. Both horizontal and vertical routing densities are estimated. The estimates for each grid area may then be saved in computer memory, printed, input to a spreadsheet, displayed on the screen, or returned in any other desired format.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully