Method for remapping logic modules to resources of a programmable gate array

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6408422
SERIAL NO

09234010

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method is provided for remapping logic modules to resources of a programmable gate array. Connections are specified between at least two logic modules, wherein each module has a respective floorplan that includes a set of circuit elements. A first set of resources of the programmable gate array is compared to a second set of resources, wherein the second set of resources are those resources required by the sets of circuit elements. If the first set of resources covers the second set of resources, the floorplans of the logic modules are combined into a single floorplan that maps to the first set of resources.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddressTotal Patents
XILINX, INC.SAN JOSE, CA3693

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Hwang, L James Menlo Park, CA 37 715
Patterson, Cameron D Los Gatos, CA 16 484

Cited Art Landscape

Patent Info (Count) # Cites Year
 
FUJITSU VLSI LIMITED (1)
5446675 Developing method and apparatus of hierarchical graphic data for use in a semiconductor integrated circuit 15 1994
 
Cadence Design Systems, Inc. (2)
* 5604680 Virtual interface representation of hierarchical symbolic layouts 67 1994
5838583 Optimized placement and routing of datapaths 223 1996
 
FREESCALE SEMICONDUCTOR, INC. (1)
5311443 Rule based floorplanner 54 1992
 
VLSI TECHNOLOGY, INC. (3)
5841663 Apparatus and method for synthesizing integrated circuits using parameterized HDL modules 303 1995
5774370 Method of extracting implicit sequential behavior from hardware description languages 51 1995
5612893 Method and apparatus for compacting integrataed circuits with transistor sizing 128 1996
 
SAMSUNG ELECTRONICS CO., LTD. (1)
* 5519629 Tileable gate array cell for programmable logic devices and gate array having tiled gate array cells 82 1995
 
ALTERA CORPORATION (1)
6080204 Method and apparatus for contemporaneously compiling an electronic circuit design by contemporaneously bipartitioning the electronic circuit design using parallel processing 82 1997
 
ADVANCED TELECOMMUNICATIONS RESEARCH INSTITUTE INTERNATIONAL (1)
5615124 Autonomous evolution type hardware design system 12 1994
 
XILINX, INC. (6)
5499192 Method for generating logic modules from a high level block diagram 126 1994
6078736 Method of designing FPGAs for dynamically reconfigurable computing 182 1997
5995744 Network configuration of programmable circuits 45 1998
* 6216258 FPGA modules parameterized by expressions 63 1998
* 6237129 Method for constraining circuit element positions in structured layouts 16 1998
* 6243851 Heterogeneous method for determining module placement in FPGAs 42 1998
 
SEMICONDUCTOR TECHNOLOGY ACADEMIC RESEARCH CENTER (1)
6026228 Integrated circuit design method, database apparatus for designing integrated circuit and integrated circuit design support apparatus 36 1997
 
NXP B.V. (3)
5491640 Method and apparatus for synthesizing datapaths for integrated circuit design and fabrication 91 1994
5519627 Datapath synthesis method and apparatus utilizing a structured cell library 99 1994
* 6170080 Method and system for floorplanning a circuit design at a high level of abstraction 36 1997
 
CALLAHAN CELLULAR L.L.C. (1)
5828588 Parametrizable control module comprising first and second loadable counter, an electronic circuit comprising a plurality of such parametrized control modules, and a method for synthesizing such circuit 9 1996
 
ACTEL CORPORATION (1)
* 5640327 Apparatus and method for partitioning resources for interconnections 121 1996
 
Chip Express (Israel) Ltd. (1)
5818728 Mapping of gate arrays 47 1996
 
MICROSOFT TECHNOLOGY LICENSING, LLC (1)
6059838 Method and system for licensed design and use of software objects 55 1999
 
RENESAS ELECTRONICS CORPORATION (1)
5394338 Module cell generating device for a semiconductor integrated circuit 12 1991
 
SYNOPSYS, INC. (1)
5937190 Architecture and methods for a hardware description language source level analysis and debugging system 92 1995
 
INTERNATIONAL BUSINESS MACHINES CORPORATION (2)
4554625 Method for generating an optimized nested arrangement of constrained rectangles 71 1983
5946486 Apparatus and method for tracing entries to or exits from a dynamic link library 66 1996
 
ADVANCED MICRO DEVICES, INC. (1)
6167363 Design for a simulation module using an object-oriented programming language 28 1998
 
Cascade Design Automation Corporation (1)
5351197 Method and apparatus for designing the layout of a subcircuit in an integrated circuit 125 1992
 
LSI CORPORATION (1)
5568395 Modeling and estimating crosstalk noise and detecting false logic 85 1994
 
HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P. (1)
5649100 Network backplane interface having a network management section for managing and configuring networks on the backplane based upon attributes established in a parameter table 40 1994
 
LSI LOGIC CORPORATION (3)
4918614 Hierarchical floorplanner 182 1987
5636125 Computer implemented method for producing optimized cell placement for integrated circiut chip 151 1995
* 6216252 Method and system for creating, validating, and scaling structural description of electronic device 201 1996
 
LATTICE SEMICONDUCTOR CORPORATION (2)
* 5818254 Multi-tiered hierarchical high speed switch matrix structure for very high-density complex programmable logic devices 83 1995
5594657 System for synthesizing field programmable gate array implementations from high level circuit descriptions 95 1995
 
SILICON GRAPHICS INTERNATIONAL CORP. (1)
5757658 Procedure and system for placement optimization of cells within circuit blocks by optimizing placement of input/output ports within an integrated circuit design 37 1996
 
GLOBALFOUNDRIES INC. (1)
5602754 Parallel execution of a complex task partitioned into a plurality of entities 38 1995
 
UNIVERSITY OF WASHINGTON (2)
5208491 Field programmable gate array 415 1992
6023742 Reconfigurable computing architecture for providing pipelined data paths 243 1997
 
NEORAM LLC (1)
5838165 High performance self modifying on-the-fly alterable logic FPGA, architecture and method 349 1996
 
CODEGEAR LLC (1)
5408665 System and methods for linking compiled code with extended dictionary support 152 1993
 
Matra Hachette SA (1)
5717928 System and a method for obtaining a mask programmable device using a logic description and a field programmable device implementing the logic description 36 1990
 
UNISYS CORPORATION (1)
5696693 Method for placing logic functions and cells in a logic design using floor planning by analogy 59 1995
 
MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD. (3)
5519630 LSI automated design system 41 1994
5754441 LSI Automated design system 30 1996
5892678 LSI design automation system 43 1997
 
ATMEL CORPORATION (1)
5946219 Method and system for configuring an array of logic devices 60 1996
* Cited By Examiner

Patent Citation Ranking

Forward Cite Landscape

Patent Info (Count) # Cites Year
 
Other [Check patent profile for assignment information] (1)
* 2003/0200,520 METHODS AND SYSTEMS FOR DESIGNING INTEGRATED CIRCUIT GATE ARRAYS 14 2001
 
GLOBALFOUNDRIES INC. (2)
* 6996795 Data processing in digital systems 1 2003
7353486 Data processing in digital systems 0 2005
 
Nangate Inc. (2)
* 8271930 Optimizing a circuit design library 1 2011
* 2012/0011,486 Optimizing a Circuit Design Library 1 2011
 
ALTERA CORPORATION (8)
* 7082592 Method for programming programmable logic device having specialized functional blocks 7 2003
* 7441223 Method and apparatus for performing synthesis to improve density on field programmable gate arrays 0 2005
* 7669157 Method and apparatus for performing incremental compilation using top-down and bottom-up design approaches 15 2006
8250505 Method and apparatus for performing incremental compilation using top-down and bottom-up design approaches 4 2009
* 8499262 Method and apparatus for implementing a parameterizable filter block with an electronic design automation tool 2 2010
8589838 M/A for performing incremental compilation using top-down and bottom-up design approaches 1 2012
* 9696991 Fixed-point and floating-point optimization 0 2012
9122826 Method and apparatus for performing compilation using multiple design flows 0 2013
 
SYNOPSYS, INC. (1)
* 6738953 System and method for memory characterization 14 2002
 
XILINX, INC. (21)
* 6530070 Method of constraining non-uniform layouts using a uniform coordinate system 9 2001
* 6487708 Hierarchical location constraints for programmable layouts 14 2001
* 7058921 Method and system for resource allocation in FPGA-based system-on-chip (SoC) 59 2002
7073149 System for representing the logical and physical information of an integrated circuit 15 2004
* 2005/0198,605 System for representing the logical and physical information of an integrated circuit 2 2004
7146595 Data structures for representing the logical and physical information of an integrated circuit 9 2004
* 2005/0204,315 Data structures for representing the logical and physical information of an integrated circuit 9 2004
7120892 Process for adjusting data structures of a floorplan upon changes occurring 19 2004
7117473 System for creating a physical hierarchy of a chip without restriction by invading a logical hierarchy of logic blocks 8 2004
7437695 Method of memory and run-time efficient hierarchical timing analysis in programmable logic devices 7 2005
7370302 Partitioning a large design across multiple devices 5 2005
7418686 System for representing the logical and physical information of an integrated circuit 10 2005
7584448 Constructing a model of a programmable logic device 5 2006
7536668 Determining networks of a tile module of a programmable logic device 3 2006
7472370 Comparing graphical and netlist connections of a programmable logic device 1 2006
7451420 Determining reachable pins of a network of a programmable logic device 1 2006
7451423 Determining indices of configuration memory cell modules of a programmable logic device 3 2006
7451424 Determining programmable connections through a switchbox of a programmable logic device 1 2006
* 7451425 Determining controlling pins for a tile module of a programmable logic device 5 2006
* 7673271 Enhancing relocatability of partial configuration bitstreams 6 2006
7873927 Partitioning a large design across multiple devices 0 2008
 
ORACLE AMERICA, INC. (3)
* 6516449 Methodology to create integrated circuit designs by replication maintaining isomorphic input output and fault behavior 13 2001
* 6735754 Method and apparatus to facilitate global routing for an integrated circuit layout 13 2002
* 2003/0229,876 Method and apparatus to facilitate global routing for an integrated circuit layout 0 2002
* Cited By Examiner