Apparatus and method for decreasing the response times of interrupt service routines

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6412035
SERIAL NO

09015584

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method and system for allowing interrupt service routines to minimize the latency between the occurrence of a hardware interrupt signal and the execution of a modular interrupt service routine. In a preferred embodiment, a method for allowing modular interrupt service routines to be inserted in the hierarchy of a MS Windows protected mode operating system modules in a manner which minimizes the above mentioned latencies for the hardware interrupt request line 0 (IRQ 0). In another embodiment, a method for allowing modular interrupt service routines to be inserted in the hierarchy of MS Windows protected mode operating system modules in a manner which minimizes the above mentioned latencies for all hardware interrupt request lines (IRQs) signals other than IRQ 0.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
REAL TIME INC5201 GREAT AMERICA PKWY #320 SANTA CLARA CA 95054

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Webber, Victor Cupertino, CA 2 129

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation