Method for fabricating an embedded DRAM with self-aligned borderless contacts

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6426256
SERIAL NO

09375518

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method for manufacturing an embedded DRAM with self-aligned borderless contacts is provided. The method comprises providing a substrate having a first device region and a second device region. The first device region comprises a first transistor and the second device region has a second transistor. A silicide block layer is formed over the second device region. An etching stop layer covers all device regions. A mask layer covers the first device region. Then the etching stop layer not covered by the mask layer is removed. A first dielectric material layer is formed on all the device regions and therein a first contact window is on the second device region. A second dielectric material layer is next formed and therein a second contact window is on the second device region. A third dielectric material layer is formed and therein at least a third contact window is coupled to the first transistor of the first device region. A borderless contact is consisted of the contact window coupled to the substrate and a metallic node on the contact window.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
AISAWA TECHNOLOGIES LLC2711 CENTERVILLE ROAD SUITE 400 WILMINGTON DE 19808

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Chen, Tung-Po Tai-Chung, TW 36 310

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation