Method and apparatus for performing high bandwidth low latency programmed I/O writes by passing tokens

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6434636
SERIAL NO

09430795

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method and apparatus performs high bandwidth low latency programmed I/O (PIO) write operations by passing tokens. A computer system in accordance with the present invention includes a plurality of CPUs, with each CPU coupled to a CPU agent. Each CPU agents is coupled to an interconnection fabric, which in turn is coupled to an I/O agent and memory. The computer system may also have multiple I/O agents. Each I/O agent is coupled to an I/O card, and the computer system may have multiple I/O cards. The CPU agents and the I/O agents have token slots, and tokens circulate between the token slots. When a CPU seeks to write to an I/O card, the CPU forwards a PIO write request to the CPU agent. If the CPU agent does not have the token, the CPU agent sends the write data along with a request for the token to the I/O agent. If the token is currently owned by the I/O agent, it is sent to the CPU agent. If the token is owned by another CPU agent, the I/O agent will issue a request to the other CPU agent to recall the token. When the token arrives at the I/O agent, the I/O agent sends the token to the requesting CPU agent and writes the data to the I/O card. At this point, the CPU agent acknowledges the PIO write to the CPU, and the CPU will be able to issue as many back-to-back PIO writes via the CPU agent as buffering, flow control, and device processing speeds will allow. The present invention includes a protocol to control the flow of write data, tokens, requests, and acknowledgments between the CPU agents and the I/O agents. The present invention achieves performance levels comparable to those provided by accelerated PIO write operations, while providing backward compatibility with existing CPUs, operating systems, and drivers.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
INSTITUTE FOR THE DEVELOPMENT OF EMERGING ARCHITECTURES L L C19447 PRUNERIDGE AVE C/O HEWLETT-PACKARD COMPANY CUPERTINO CA 95014

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Van, Gaasbeck Richard H Mountain View, CA 14 82

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation