Process for alloying damascene-type Cu interconnect lines

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6444567
SERIAL NO

09477822

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

The reliability and elecrtromigration resistance of planarized metallization patterns, e.g., of copper, in-laid in the surface of a layer of dielectric material, are enhanced by a process comprising blanket-depositing on the planarized, upper surfaces of the metallization features and the dielectric layer at least one thin layer comprising at least one alloying element for the metal of the features, and then uniformly diffusing at least a minimum amount of the at least one thin layer for a minimum depth below the upper surfaces of the metallization features to effect alloying therewith. The alloyed portions of the metallization features advantageously reduce electromigration therefrom. Planarization, as by CMP, may be performed subsequent to diffusion/alloying to remove any remaining elevated, alloyed or unalloyed portions of the at least one thin layer. The invention finds particular utility in 'back-end' metallization processing of high-density integrated circuit semiconductor devices having sub-micron dimensioned metallization features.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • GLOBALFOUNDRIES INC.

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Besser, Paul R Austin, TX 189 2990
Erb, Darrell M Los Altos, CA 42 833

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation