Reduced stress and zero stress interposers for integrated-circuit chips, multichip substrates, and the like

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6444921
SERIAL NO

09497542

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Disclosed is an interposer for electrically coupling two electrical components having different coefficients of thermal expansion (CTEs). The interposer has two substrates which have different CTE values, with each substrate having a first surface and a second surface. The interposer has electrical connectors located on the first surfaces of the two substrates, the connectors for making electrical connections to the two corresponding electrical components. A flexible-circuit layer is disposed between the two substrates and interconnects the connectors on the first substrate to the connectors on the second substrate. The two substrates are folded such that their second surfaces confront one another, where they may be attached to one another. General methods of making interposers for electrically coupling two electrical components are disclosed. A first substrate and a sacrificial substrate are encapsulated in an encapsulant material to form a composite substrate, with a second substrate being formed from the cured encapsulate material. Alternatively, the second substrate may be provided by a separate substrate that is encapsulated along with the first substrate and the sacrificial substrate. The surfaces of the composite substrate are polished, and a dielectric layer is formed over a polished surface of the composite substrate. A plurality of electrical traces are formed over the dielectric film. A portion of the composite substrate at its back surface is removed to expose a surface of the sacrificial substrate, and the sacrificial substrate is removed.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • FUJITSU LIMITED

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Beilin, Solomon San Carlos, CA 6 444
Lee, Michael G San Jose, CA 77 2750
Wang, Wen-chou Vincent Cupertino, CA 45 2530

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation