Nonvolatile semiconductor memory device

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6459612
APP PUB NO 20020008990A1
SERIAL NO

09953687

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

With a local self boost (LSB) technique, the distribution, of threshold voltages after data erase is set toward a higher side and the distribution width is narrowed sufficiently within the range in which cell erase states can be read. To this end, block write is carried out on a memory cell array. Next, setting a predetermined voltage as a start voltage, soft erase is carried out for each block. After carrying out erase verification read, the threshold voltages of the cells are compared with a determination reference value. As a result of this comparison, if the threshold voltages of the cells do not reach the determination reference value, soft erase is repeated. In that case, the predetermined voltage during the soft erase is changed from the start voltage. When the threshold voltages of all the cells have reached the determination reference value, the soft erase is ended.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
KABUSHIKI KAISHA TOSHIBA72-34 HORIKAWA-CHO SAIWAI-KU KAWASAKI-SHI KANAGAWA 2120013 ?2120013

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Arai, Fumitaka Yokohama, JP 238 5483
Satoh, Shinji Yokohama, JP 31 1096
Shirota, Riichiro Fujisawa, JP 208 7211

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation