Split-bank architecture for high performance SDRAMs

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6459647
SERIAL NO

09778380

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Apparatus, methods, and systems are disclosed for providing a memory device, such as a SDRAM, having distributed memory bank segments logically coupled to form a virtual memory bank. Each of the memory bank segments are proximally positioned relative to associated I/Os. In this way, the delay times from each of the memory bank segments to their respective I/Os are substantially equal to each other. In addition, the proximal positioning of the memory banks results in reduced signal delays due to reduced signal paths from each bank segment and respective I/O.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
ALLIANCE SEMICONDUCTOR CORPORATIONSANTA CLARA CA

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Kengeri, Subramani Cupertino, CA 52 664

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation