Laterally situated stress/strain relieving lead for a semiconductor chip package

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6468836
SERIAL NO

09547200

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A semiconductor chip package having an internal laterally curved lead in order to compensate for the CTE mismatch between a semiconductor chip and a supporting substrate, such as a PWB.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
TESSERA INC3025 ORCHARD PARKWAY SAN JOSE CA 95134

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Distefano, Thomas H Monte Sereno, CA 191 14662
Fjelstad, Joseph Sunnyvale, CA 130 7144
Smith, John W Palo Alto, CA 213 9165

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation