Semiconductor package and mount board

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6469393
APP PUB NO 20010054753A1
SERIAL NO

09292133

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

The package-side land 3a of a semiconductor package P1 is wholly exposed into the opening 5a of a solder resist layer 5. The board-side land 12a of the mount board B1 is also wholly exposed into the opening 13a of a solder resist layer 13. When the semiconductor package P1 and the mount board B1 are joined to each other through a soldering layer 14a, the soldering layer 14a is brought into contact to both the lands 3a and 12a while extending to the side wall surfaces thereof so that the joint strength can be enhanced by the increasing contact area and the shape. When the lands 3a and 12a are set to be equal to each other in dimension and shape, the soldering layer 14a is shaped into a pillar having a substantially uniform section, thereby preventing local concentration of stress. To ensure the joint strength based on a conductive material layer and enhance the mount reliability by making fine the terminals on a relay substrate which correspond to the input or output terminals of a semiconductor chip, and making the pitch narrow.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
SONY CORPORATION1-7-1 KONAN MINATO-KU TOKYO 1080075 ?1080075

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Oya, Yoichi Chiba, JP 8 187

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation