Pulse width modulation system and image forming apparatus having the pulse width modulation system

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6476847
APP PUB NO 20020033878A1
SERIAL NO

09986942

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

When a CPU begins to monitor whether delay variation characteristics of a pulse width variation circuit have varied, it selects a basic delay setting value in a basic delay value setting block from a smallest one. The CPU sets a division number in a phase select block from a given minimum desired division number for pulse width modulation. The CPU senses the level of a phase comparison result signal (PHASE) from the pulse width modulation circuit. If the phase comparison result signal is stable at '1', the CPU 1 fixes the division number. If the phase comparison result signal is '0' and the division number is not maximum, the CPU increases the division number and goes back to the setting of the division number. If the division number is maximum, the CPU increases the basic delay and goes back to the basic delay setting.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
TOSHIBA TEC KABUSHIKI KAISHATOKYO 141-8562

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Nakajima, Makoto Tokyo, JP 146 704
Satoh, Hiroki Tokyo, JP 20 280
Tanimoto, Koji Kawasaki, JP 148 994

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation