Method of manufacturing interconnection structural body

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6479374
SERIAL NO

09647310

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Disclosed is a method for producing a circuit structure having an insulator layer comprising a porous silicon oxide thin film, which comprises (1) forming a preliminary insulator layer comprising a silicon oxide-organic polymer composite thin film formed on a substrate, which silicon oxide-organic polymer composite thin film comprises a silicon oxide having an organic polymer dispersed therein, (2) forming, in the preliminary insulator layer, a groove which defines a pattern for a circuit, (3) forming, in the groove, a metal layer which functions as a circuit, and (4) removing the organic polymer from the preliminary insulator layer to render the preliminary insulator layer porous, thereby converting the preliminary insulator layer to an insulator layer comprising a porous silicon oxide thin film. By the method of the present invention, the capacitance between mutually adjacent circuit lines (line-to-line capacitance) in the circuit structure can be lowered.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
ASAHI KASEI KABUSHIKI KAISHA1-1-2 YURAKUCHO CHIYODA-KU TOKYO 1000006 ?1000006

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Doi, Ichiro Sunto-gun, JP 4 193
Ioka, Takaaki Fuji, JP 5 248
Tanabe, Tsuneaki Fuji, JP 7 152

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation