Importance

Loading Importance Indicators...

Abstract

A circuit pattern tape for the wafer-scale production of chip size semiconductor packages is adapted to be laminated onto a semiconductor wafer and includes a flexible insulating layer, a plurality of identical circuit pattern units arrayed thereon, and a solder mask covering the circuit patterns. Each circuit pattern unit includes a central opening, a plurality of bond fingers arranged on opposite sides of the opening and electrically connected through the opening to associated die pads on an underlying semiconductor chip in the wafer, a plurality of solder ball lands, each having a solder ball attached thereto, and a plurality of conductive traces electrically connecting respective ones of the bond fingers and the solder ball lands to each other. The bond fingers and central opening are arranged so that they do not intersect singulation lines defining the coincident edges of the corresponding individual circuit pattern units and chips after they are cut from the wafer-tape assembly, thereby eliminating chipping of the wafer. The circuit pattern units may include a dummy pattern that is made of the same conductive metal as the solder ball lands, the conductive traces, and the bond fingers, and which is arranged on the circuit pattern to achieve a uniform distribution of the conductive metal thereon and thereby minimize voids between the tape and the wafer and bowing in the dissimilar materials of the tape due to a change in its temperature.

Loading the Abstract Image...

First Claim