Vertical fuse structure for integrated circuits containing an exposure window in the layer over the fuse structure to facilitate programming thereafter

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6486527
SERIAL NO

09344613

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

According to the present invention, after manufacture of a disconnect fuse circuit, windows are opened in the insulating film overlying the second interconnect layer at all possible disconnection points, the disconnection points preferably being an exposure window that is aligned over a disconnect fuse circuit that includes a via that electrically connects electrical conductors disposed on different respective layers. This insulating film may consist of one or more layers of one or more materials, but preferentially consists of a single layer of silicon oxide. The wafer is then stored for later configuration. When the wafer is to be configured, a non-precision mask is manufactured. The wafer is coated with photoresist and patterned using the mask to produce disconnection holes in the photoresist at the desired disconnection points. Since the area over the desired disconnection points are free of the insulating film overlying the second patterned interconnect layer, the etching process can be limited to etch techniques which are optimized to etch metal with selectivity to the insulating film. The areas at the disconnection sites that are covered by the insulating film are further protected during the etch process, since the insulating film acts as an etch barrier to inhibit the etching of active circuit elements in proximity to the desired disconnect points.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
CLEAR LOGIC INC5870 HELLYER AVENUE SAN JOSE CA 95138

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Erb, Keith R 14601 Tumbleweed La., Watsonville, CA 95076 1 9
Huggins, Alan H 10433 Duke Dr., Gilroy, CA 95020 23 544
Iyer, Jayaraman 4300 The Woods Dr., #1901, San Jose, CA 95136 49 1470
Lantz, Jr Dennis L 1241 Monroe St., Salinas, CA 93906 1 9
MacPherson, John 43017 Mayfair Park Ter., Fremont, CA 94538 35 650
Starzynski, John S 1630 Georgetown Way, Salinas, CA 93906 10 64

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation